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FOR THE CANCELLATION OF 
HARMONIC LINE CURRENT DISTORTION 
1.  INTRODUCTION 
1.1.  Power Quality 
1.1.1.  What is Power Quality? 
Both electric utilities and end users of electrical power are becoming increasingly 
concerned about the quality of electric power [1].  The power industry addressed the issue 
of power quality beginning in the late 1980s, and intense research has been done since. 
In contrast to earlier research, engineers are nowadays more interested in solving power 
quality problems on a system basis rather than as  individual problems.  Depending on 
the point of view, there are many different definitions of the term 'Power Quality.' The 
term 'power quality problem' is defined in [1]  as follows: 
"Any power problem manifested in voltage, current, or frequency deviations 
that results in failure or misoperation of customer equipment." 
The main reason that industry is interested in power quality is economic value. The qual-
ity of power can have a direct economic impact on customers as well as on utilities. On 
the customer side, the main concern is to have properly functioning equipment. Unfortu-
nately, modern highly efficient solid state converters are sensitive to power disturbances 
which may result in malfunction or unintended tripping of protection circuits resulting 
in down time.  These down times are unproductive and therefore cause economic losses. 
On the other hand, utilities have to guarantee a certain level of power quality to their 
customers.  Utilities are also in strong competition and therefore interested in reducing 
the cost  of generation and distribution of energy.  Significant power quality problems 2 
may cause additional losses  in distribution lines which require derating of equipment, 
result in additional down time due to malfunction of protection circuits, etc. 
Major power quality problems can be classified as follows  [1 ]: 
Transient:  A  transient is  that part of a  change in a  variable that disappears during 
transition from one steady state operating condition to another.  Transients can 
last a few  nanoseconds to about 8ms  (~ cycle)  [2]. 
Short-duration variation:  Short-duration variations might be caused by fault condi-
tions, startup of large loads, or intermittent loose connection of power wiring.  In 
contrast to transients, these kind of variations are much longer in nature, i.e.  up 
to one minute. 
Long-duration variation:  Long-duration variations encompass root-mean-square (  rms) 
deviations at power frequencies for longer than one minute. 
Voltage imbalance:  Voltage imbalance can be defined as the deviation from the aver-
age of  the three-phase voltages or currents. It  also can be defined using symmetrical 
components.  Voltage imbalances are considered a steady-state condition. 
Waveform distortion: Waveform distortion is defined as a steady-state deviation from 
an ideal sine wave.  There are five primary types of waveform distortions:  de offset, 
harmonics, interharmonics, notching, and noise. 
Voltage fluctuation:  Voltage fluctuations are systematic variations of the voltage en-
velope.  These are intermittent occurrences of a typical spectral content < 25Hz. 
Power frequency variation:  Power frequency variations are defined as the deviation 
of the power system fundamental frequency from its specified nominal value (e.  g. 
50 or 60Hz). 3 
1.1. 2.  Harmonic  Current Distortion 
Harmonic current distortion originates from  nonlinear characteristics of devices 
and loads on the power system.  Several common past and current harmonic current 
sources are given below [3],  [4]: 
•  Transformer magnetizing currents 
•  Cycloconverters used for low-speed, high-torque machines 
•  Network nonlinearities from loads such as solid-state converters, arc-welders, etc. 
•  Electrochemical processes 
•  Fluorescent lighting, modulated furnaces 
Modern solid-state converters are increasingly contributing to harmonic currents 
due to increasing use of rectifier front-ends.  Also,  modern high-technology solid-state 
equipment is very sensitive to pollution from other harmonic sources.  Power electronic 
equipment is at the same time villain and victim from the power quality point of view 
[5].  Some common effects of harmonic distortion are [3],  [4]: 
•  Capacitor bank failure from dielectric breakdown or reactive power overload. 
•  Unstable operation of firing  circuits based on voltage zero-crossing detection or 
latching. 
•  Errors in induction kWh-meters. 
•  Increased losses  and heating in induction and synchronous machines as  well  as 
transformers. 
•  Overvoltage and excessive  currents in the system resulting in resonance due to 
harmonic voltages or currents. 
•  Signal interference and relay malfunction, particularly in solid-state, microproces-
sor, and telecommunications systems. 4 
The extent of the listed effects on the load depends on the type of harmonic source, its 
location in relation to the load, and the power network characteristic. 
Harmonic distortion can be described completely by its harmonic spectrum with 
the magnitude and phase angle of each individual harmonic component.  A more quanti-
tative measure of harmonic distortion is the so called total harmonic distortion ( THD) 
which is defined as: 
THD, ~;  ~  f:P. =; y'F -J? 
1  h=2  1 
(1.1) 
where h  is the rms-value of the fundamental current component (fundamental), hare 
the rms-values of the harmonic components (harmonics), I  is the rms-value of the signal 
and the subscript i  refers to the T H D  of the current.  A similar index T H Dv can be 
expressed by using voltage components in (1.1).  The THD is often measured in%, i. e. 
THD% = THD ·100%. 
FIGURE 1.1:  Power system with various distributed loads and point of common 
coupling (PCC). 
To handle the concern of harmonic currents, IEEE Standard 519-1992 [6] provides a 
guideline for recommended distortion levels of harmonic currents and voltages on power 
distribution systems at the point of common coupling (PCC)  (Fig.  1.1).  To handle 
current harmonics in a more consistent fashion, the standard defines another term, the 5 
total demand distortion ( TDD) 
(1.2) 
This term expresses the distortion in relation to the maximum demand load current 
rather in relation to the fundamental current magnitude. 
For completion, two additional power quality measures are defined: 
DPF =  cosr.p 
Il  Il 
PF =  -cosr.p =- · DPF 
I  I 
(1.3) 
(1.4) 
where DPF is  the displacement power factor,  PF is  the power factor  (or true power 
factor),  I1  is the rms-value of the fundamental current component, I  is  the rms-value 
of the current, and r.p  is the phase angle lag of the fundamental current component with 
respect to the voltage (assuming the voltage is sinusoidal). 
1.2.  Harmonic Filtering 
In the past, passive filters consisting of tuned LC filters and/or high-pass filters 
have been used to improve power factor and suppress harmonics in systems.  Unfortu-
nately, passive filters have some major drawbacks [7]: 
•  The source impedance, which is  not accurately known and varies with time, tern-
perature, and system configuration, strongly influences the filtering characteristics 
of the shunt passive filter. 
•  The shunt passive filter may act as a  sink of harmonic current not only coming 
from the polluting load but also from the source or other system components.  In 
the worst case, the passive filter may overload with harmonic current and fail. 
•  At specific frequencies, passive filters may be in parallel resonance with the source 
or other system elements.  This may lead to power system instabilities. Source 
Active 
Filter 
Nonlinear 
Load 
FIGURE 1.2:  Basic principle of a shunt active filter. 
6 
In order to reduce the negative drawbacks of passive filters, active filters have been in-
troduced. Aside from the basic harmonic current compensation or filtering, active filters 
may have additional features such as power factor correction, ride-through capability, 
additional protection, etc. 
Active power filters have been studied to compensate for harmonics in industrial 
power systems since their basic compensation principle was proposed in the 1970's.  At 
that time, there was almost no advancement in active power filters beyond a laboratory 
testing stage because circuit technology was too poor to practically implement the com-
pensation principles [8].  In the last few years, remarkable progress has been made in the 
sector of micro processors (uP)  and digital signal processors (DSP). These powerful de-
vices allow the implementation of modern and complex algorithms and the simultaneous 
measurement and control of several external signals.  Some DSPs already have up to 16 
A/D channels, several D/A channels, and up to 9 pulse width modulation (PWM) ports 
on-chip.  These packed devices in combination with new fast power solid-state switches 
allow for building of small, cost reduced power system equipment.  An active filter for a 
power system application can best be described as  [1]: 
Any  of a  number of sophisticated power electronic devices  for  eliminating 
harmonic distortion. 
Generally, harmonic filters can be divided into three main groups:  passive, active, 
and hybrid filters.  In which the latter group is a combination of active and passive filter 7 
Source 
Active  Nonlinear 
Filter  Load 
vs  ir 
* 
vc 
FIGURE 1.3:  Basic principle of a series active filter. 
components.  Each of these groups are subdivided into shunt  (or parallel)  and series 
filters.  The one-line diagram of a shunt active filter is  shown in Fig.1.2,  and a series 
active filter is shown in Fig.1.3  [9)  [10). 
Shunt active filters  are mainly used for  eliminating current harmonics,  reactive 
power compensation and balancing unbalanced currents.  The filter injects compensat-
ing current equal to the load harmonics or reactive current, but with opposite phase 
to effectively cancel the harmonic or reactive current components flowing towards the 
source.  Series active filters are connected between the source and the load.  They mainly 
act as a harmonic voltage block and can also be used for voltage stabilization. 
1.3.  Research Project 
1. 3.1.  Research Objectives 
The objectives of this research are to: 
•  analyze the effects of non-ideal behavior of hardware components such as delays, 
phase shifts, etc.  on the control strategy of an active filter, 
•  design a controller that can compensate for those non-idealities, 
•  investigate a possible implementation of the proposed control strategy in a !abo-
ratory prototype. 8 
The primary goal of the proposed active filter is to reduce harmonic current distortion in 
three-phase three-wire systems. The active filter should be able to independently cancel 
lower order (5th,  -rth, 11th, 13th) harmonics under varying load conditions. Furthermore, 
the active filter should react quickly to load changes, i.  e.  in less than the time of one 
fundamental period {16.67ms for 60Hz). The control algorithm should not rely on exact 
hardware parameters, it should be able to adapt to varying parameters. 
1.3.2.  Research Steps 
During the research, several major project phases have been run through in order 
to achieve the objectives: 
1.  Literature research  has been done  with the main focus  on active  filter  control 
strategies and implementation.  It has been found that published papers mainly 
focus on the theoretical aspects of active filter control strategies and do not detail 
the problems occurring in hardware implementation. In this stage, it was decided 
to focus  on a  shunt active filter  using a  voltage source  inverter and a  coupling 
inductor.  This topology requires minimal number of hardware components, and 
it does not have to be rated for  the full load power.  Instead, the filter has only 
to be rated for  the cancellation current and some small amount of power factor 
correcting current. 
2.  With simulations in MATLAB, SIMULINK [11],  and PLECS [12],  the effects of 
system delays on the effectiveness of the active filter could be analyzed.  By includ-
ing the configuration of the hardware in the simulation, a control strategy that 
compensates for these delays in the system was found and simulated.  Several user 
defined SIMULINK blocks (so called s-functions) have been programmed in order 
to realistically model the hardware behavior,  such as  space vector PWM, phase 
locked loops (  P LL), etc. 9 
3.  It has been investigated to determine if the control algorithm can be implemented 
in a laboratory prototype.  The investigation has been performed on a  Texas  In-
struments  TMS320F240  DSP.  The active filter power circuit was  also built in a 
prototype manner similar to an existing system used for another active filter im-
plementation [13]. 
In addition to the major phases mentioned above, assistance has been given to design, 
assemble and test the hardware labor prototype mentioned above.  The hardware imple-
ments a complete active filter and is also used to investigate the implementation of the 
control algorithm in this research. 
1.3.3.  Thesis  Organization 
The contents of the thesis  are organized  in the following  manner.  Chapter 1 
provides the necessary background information about power quality and the sources and 
effects of power system harmonics. It also gives a brief outline of filtering topologies and 
defines the research objectives. 
Chapter 2 presents the necessary theoretical background about the reference frame 
theory as used in this thesis.  It also demonstrates the effects on fundamental and har-
monic signal components when transformed into different reference frames.  The last part 
of this chapter addresses Space Vector Pulse Width Modulation SVPWM which is used 
for simulation and hardware implementation. 
In chapter 3, the electrical system components used for the hardware implementa-
tion are explained and analyzed. In the first part, the power system used for simulation 
and experiment is shown and its harmonic distortion quantized. The designs of the active 
filter circuit and switching ripple filter are presented. In the second part, the low power 
control circuit is described including input signal conditioning circuits, anti-aliasing fil-
ters, analog-digital converters, space vector control logic, and high power drive circuit. 
The hardware is explained on a system based level;  more detailed information can be 
found in [13]. 10 
Chapter 4 concentrates on the proposed active filter control strategy.  The ba-
sic  idea of compensation with delayless  hardware is presented and the effects  due to 
propagation and measuring delays are demonstrated.  The designs of the fundamental 
current controller and harmonic current controller are given.  Finally, the reference frame 
generator using a P  LL is shown and analyzed in detail. 
Chapter 5 is  the concluding chapter in which the results and problems are dis-
cussed.  Suggestions for  future work in the area of active harmonic filtering using the 
proposed system are also included. 
The appendices contain nomenclature, complete circuit schematics, flow  charts of 
the programming, code examples, etc. 11 
2.  REFERENCE FRAME THEORY 
2.1.  Introduction and Motivation 
In the late 1920's,  R.  H.  Park introduced a  new  approach to electric machine 
analysis [14].  He  formulated a change of variables which replaced the variables (volt-
age,  current, etc.)  associated with the stator windings of a synchronous machine with 
variables instead associated with fictitious  windings rotating with the rotor,  i.  e.  he 
referred the stator variables to a frame of reference fixed in the rotor.  After Park, many 
researchers applied the same idea on other machines in order to simplify their control. 
With the introduction of solid state power converters, it was found convenient to 
characterize the inverter in the same framework as used for  motors.  In order to con-
trol active power filters,  H.  Akagi  introduced the so  called pq-theory  or instantaneous 
reactive power theory  [15],  which in fact  is similar to the reference frame theory using 
a synchronous rotating reference frame.  In this project, the approach of using the pq-
theory has been studied and found that it is an excellent way to cancel harmonics with a 
low requirement of computational power.  Unfortunately, the pq-theory has some draw-
backs in effectively canceling harmonics if major system delays are present as discussed 
in Chapter 3.  In order to compensate for  those delays,  estimation of future values is 
necessary.  It has been found that a control algorithm using a synchronous rotating ref-
erence frame for each harmonic component is useful.  This approach has a been applied 
in a similar way in [16]. 
By transforming three-phase variables into a synchronous rotating reference frame, 
a reference frame that rotates with the same frequency  as the three-phase signal, the 
resulting signal has a de-component proportional to the fundamental component of the 
original signal.  Even though there is  much calculation power required to perform this 
transformation, it simplifies the control and should result in a more accurate cancellation 
of harmonic current. 12 
In the first part of this chapter, the theory of the various transformations is shown. 
Then, the transformations are applied to distorted current signals to show the advantage 
of such transformations.  Lastly,  it is  shown how the reference theory can be used to 
control an inverter to generate a desired output voltage. 
2.2.  Transformations 
2.2.1.  Stationary Reference Frame 
In this research,  a power invariant transformation has been chosen according to 
[17]  which is used for the pq-theory.  It transforms the three-phase variables fa,  fb,  and 
fc  into an orthogonal two axis stationary reference frame with the components fd  and 
fq·  The transformation including the zero sequence component fo  is given by: 
fJ  1  1  1  fa 
=/i 
-2  -2 
f:  0  ~ -~  fb  (2.1) 
2  2 
fJ 
1  1  1  fc  72  v'2  v'2 
where the symbol f =  f(t)  represents voltage, v, or current, i. The superscript 
8  is used 
to show that the variables are in the stationary reference frame.  In motor theory,  an 
additional subscript 8  or r is used to indicate if the variable is viewed from the stator or 
the rotor side of a machine.  For simplification, this has been neglected in this document. 
The inverse transformation, the transformation from the stationary reference frame back 
into the three-phase variables is given by: 
fa  1  0  1  fJ 
=/i 
72 
fb 
1  ~  1  f:  (2.2)  -2  2  72 
fc 
1  -~  1  f8  -2  2  v'2 
Since it is  assumed that the three-phase three-wire system analyzed in this research 
is balanced  (and contains no neutral current), the zero sequence component  f8  =  0  . 
Therefore (2.1)  can be reduced to: 
(2.3) where 
f =[fa fb  fcf 
f
8  =  [fd J;]T 
K' ~ A  [  :  -~ -~ ] 
13 
The matrix K
8  is the transformation matrix for the three-phase variable to the stationary 
two axis reference frame.  The inverse of this transformation is given by: 
f  =  K'srs  (2.4) 
where 
1  0 
K'
8=A  1  Y1  -2  2  (2.5) 
1  _Y1  -2  2 
Using line-to-line voltages, the transformation can be written as: 
(2.6) 
For hardware implementation, only two measurements are taken, either two line currents 
or two line-to-line voltages.  This simplification can be done since for a balanced system 
ia + ib + ic =  0 and Vab + Vbc + Vca  =  0.  In this case the transformation results in: 
·s  A·  'l,d  - Za 
·s  /Ic  3.)  (2.7)  'l,q  - Za + 2'/,b 
or 
v~  - A  (2vab + Vbc) 
vs 
q  - /Ivbc  (2.8) 14 
2.2.2.  Rotating Reference Frame 
In a second step, the variables in the stationary reference frame are transformed 
into a rotating reference frame.  For each harmonic, a separate reference frame rotating 
with its own frequency  has to be generated.  The transformation for  the fundamental 
frequency is given by: 
(2.9) 
where 
re  =  [/J l;f 
K'~  [ _::: :::] 
Oe  =  lot Wedt +  Oeo  (2.10) 
The superscript e  in Ke and re  denotes that the reference frame is  rotating with syn-
chronous speed We  = 2 * 1rls  where Is  is the source frequency,  i.  e.  Is  = 60Hz.  The 
transformations for the harmonic frequencies into their corresponding rotating reference 
frames are defined in the same manner as for  the fundamental in (2.9).  The matrices 
K-5e,  K 7e, K-ue, and K 13e refer to a rotating axis system synchronous with the 5th, 
~h, 11th and 13th  harmonics, i.  e.  W-5e  =  -5we, W7e  =  7we,  and so on.  The negative 
signs take into account that some frequencies (5th, 11th, etc.)  result in negative rotating 
sequences, i. e.  the vectors of those frequencies rotate in the opposite direction to those 
of the fundamental frequency. 
The vector and matrix notation of the reference frame theory is used in the simu-
lation since the used simulation tools as well the DSP do not allow the use of complex 
notations. Some of the operations can be more easily shown by using the complex vector 
form.  Equation (2.9) can be rewritten as: 
(2.11) 15 
where 
Both notations are used interchangeably in this document as appropriate. 
2. 2. 3.  pq-Transformation 
The pq-transformation or instantaneous reactive power transformation is a more 
specific transformation that uses the idea of the previous transformations [18].  In the 
first step, the phase voltage Vt, and load current currents ir  (Fig.  1.2)  are transformed 
according to (2.3): 
(2.12) 
(2.13) 
Instead of transforming both signals with a rotating reference frame, the two signals are 
used for a further transformation: 
(2.14) 
where p is defined as the instantaneous real  power and q as the instantaneous reactive 
power.  More details about this transformation and the meaning of the p and q compo-
nents can be found in [15]. 
If  the voltage Vt used for the transformation in (2.14)  were purely sinusoidal, the 
pq-transformation would be equivalent to a  transformation in a  synchronous rotating 
reference frame.  This has the advantage that no reference frame generator would have to 
be implemented since it could be generated directly from Vt.  Not generating a reference 
frame would save an immense amount of calculation power.  Unfortunately, the voltage 
Vt is  not purely sinusoidal due to nonlinear loads in the power system.  The harmonic 16 
content in the voltage would produce additional distortion in the pq-transformation that 
could significantly reduce the ability to extract the harmonics in the current ir. 
2.2.4.  Transformation of Harmonic Current 
Because of the periodicity of the distorted current signals,  the currents can be 
expressed in terms of a Fourier series.  The sequence even can be simplified due to the 
assumption of a balanced system.  The line currents can be decomposed as: 
ira= ira(t) = L.>ra,l = 'L>12Ir,l cosl(wet- 'Pl) 
l  l 
irb =  irb(t) =  :~::>rb,l =  2::: J2Ir,l cosl(wet-'Pl-2 I)  (2.15) 
l  l 
ire= irc(t) =  l:irc,l =  2::: J2Ir,l cosl(wet- 'Pl + 
2I) 
l  l 
with the harmonic number, l  1,  the rms-value of the harmonic current component, h, 
and the harmonic specific  phase shift,  'Ph·  The line  current,  ir,  transformed to the 
stationary reference frame results in: 
with 
{ 
..;31  leil(wet-cpz)  il 
·s  r,  '.1  z  - -r,l-
../3Ir,le-jl(wet-cpz)  if 
?;.  transformed to the rotating reference frame Ke: 
with 
../3Ir,1 eicp1 
ie  - -r,l- ..;31  lei((l-1)wet-lcpz)  r, 
.J3Ir,le-j(  (l+  1  )hwe t-lcpz) 
l =  1, 7, 13,. . .  } 
l = 5, 11 ... 
if  l=1 
if  l =  7, 13, ... 
if  l =  5, 11. .. 
(2.16) 
(2.17) 
(2.18) 
(2.19) 
1l includes all spectral components (fundamental and harmonics), i.e  l = 1, 5, 7, 11,13 ....  On the 
other hand, h  is used to only describe the harmonic without the fundamental components, i.  e.  h  = 
5, 7, 11,13 ... 17 
(2.19)  shows that the fundamental current component, ir,ll is transformed into a con-
stant, non-oscillating value whereas the l-th harmonic component results in frequencies 
of (l +  1)we or (l-1)we. By applying a low pass filter on i~, the fundamental component 
can be extracted. If  a reference frame rotating synchronous to one harmonic frequency is 
applied on 1:, this harmonic component results in a constant value and can be extracted 
by low pass filtering. 
2.3.  Space Vector Pulse Width Modulation 
The theory of the reference frames  is  not only used for  analyzing input signals 
of the system and extracting certain signal components, it also can be used to control 
the output stage,  the inverter.  The so  called  Space  Vector  Pulse  Width  Modulation 
(SVPWM) is used to control the inverter switches [19]  for this project (Fig 2.1). 
o-
+ 
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FIGURE 2.1:  Inverter bridge used for active filter. 
Neglecting the dead time control, there is always one switch open and one switch 
closed at the same time on a  leg  resulting in 23  =  8  switching combinations  (  Fig. 
2.2).  Each combination results in a basic voltage vector {1) ... {8)  when transformed to 
stationary reference frame as shown in Tab.  2.1.  Vector  (7)  and {8)  are zero vectors, 
i. e.  the resulting output voltage is zero. 18 
1  Hl  VB  -A  v  e)O  -/,(1}- 3  /d  2  Hi  A  ·~  !tj,(2} =  Vfd e}a 
3 m  jJ_  ·2~  !tj,(3} =  Vjd e}T  4 m  !tj,(4} =  ~  Vjd eJ1r 
5  Hi  Vi  ·4~ 
!tj,(5} =  Vjd e}T  6  HI  Vi  ·5~ 
!tj,(6} =  Vjd e}T 
7 lli  1tj,(7)  =  0  8 m  !tj,(s) =  0 
TABLE 2.1:  Inverter switching combination and corresponding output voltage. 
In order to approximate an arbitrary output voltage, a combination of these eight 
voltage vectors are used and weighted over one switching interval according to (2.20) 
[20]. 
s  _  Tx  s  Ty  s  To  s 
1tj - "f:!tJ,(x) + T.  1tj,(y) + "f:!tJ,(z)  p  p  p 
(2.20) 
where To  is  given by Tp - Tx - Ty and where Tp  is the total period (or PWM carrier 
period).  Tx and Ty are times where the basic voltage vectors 1tj,(x)  and !tj,(y)' adjacent 
to Qj, are active.  To is the time when either of the zero vectors !tj,(7) or !tj,(s} are active. 
lm(v"J 
FIGURE 2.2:  The eight voltage vectors characterizing the inverter operation. 19 
For this research project, a symmetric PWM has been chosen, i.  e.  the carrier 
signal has a triangle shape with a period of Tp  which also corresponds to the sampling 
frequency  of the system T8 •  Because of the symmetrical PWM, each switch that is 
involved  in a  switching sequence  changes  its state twice  during a  switching interval, 
i.  e.  the average switching frequency  is  equal to the carrier frequency.  To  compose 
the voltage vector vj shown in Fig.  2.2,  the switching sequence  (7)-(1)-(6}-(1)-(7)  or 
{8)-(6)-(1)-(6)-(8) would have to be applied. 
For the application, it has been chosen to start and end a switching sequence with 
the vector {8).  An example of a switching pattern to create a vector in sector 6 (vector 
Y.j  in Fig.  2.2)  is shown in Fig.  2.3.  Since a symmetrical triangular signal is used as 
carrier waveform, a symmetrical space vector PWM pattern is generated. 
'  '  '  '  '  '  open  ' 
FIGURE 2.3:  Symmetric space vector PWM waveform. 3.  ELECTRICAL SYSTEM 
3.1.  Introduction 
Source 
Inverter  ~~ 
Nonlinear 
Load 
Conditioning 
Circuit 
FIGURE 3.1:  Block diagram of the hardware. 
20 
The electrical system can be divided in three main parts, the power system, the 
control circuit and the interface circuit between the power and control circuit (Fig.  3.1). 
Assumptions are made for the system parameters which are used for the simulation. 
Unfortunately, it is not possible to exactly reproduce the hardware circuit.  Parameters 
such as  transfer functions  of the current and voltage  transducers were  not available 
and could not be measured to complete satisfaction.  Other parameters could not be 
included in the simulation since they would tremendously increase the complexity of 
the simulation resulting in a long calculation time.  Therefore,  the propagation delays 
of AD-converters and driving circuits for  the power switches are neglected.  It is also 
assumed that the circuit is piece-wise linear, i.  e.  the circuit behaves linearly between 
two switching states.  Some parameter combinations resulted in convergence problems 21 
and had therefore to be altered slightly.  The results shown in this chapter are derived 
from simulations in SIMULINK using PLECS. 
3.2.  Power Circuit 
vsa 
Source  +  Cable  +  Rectifier Load 
FIGURE 3.2:  Load and source configuration. 
The power circuit can be divided into three main parts, the source, nonlinear load 
and the active  filter  (Fig.  3.2).  The circuit  is  analyzed  without the active filter  to 
show the dimensions of the distortion.  The need for  a  switching ripple filter and its 
characteristic is also demonstrated.  A detailed schematic of the total circuit is given in 
Appendix C. 
It is worth noting that the simulations have been performed on a 460V-system, a 
widely used industrial voltage rating to drive three-phase power loads.  For the hardware 
implementation, it was  decided to test the circuit on a  230V  -system to gain a larger 
safety margin for the power electronic devices. 22 
3.2.1.  Source  and Load 
The complete three-phase circuit diagram is shown in Fig.  3.2.  The source consists 
of an ideal three-phase voltage source, v8  and a source impedance Rs in series with a 
source inductance L 8 •  The terminal voltage of the source  is  denoted as  Vt.  This is 
also the coupling point, t,  of the active filter.  The source is  assumed to be an ideal 
voltage source Vs,LL  =  460V connected through a transformer rated at 500kV  A  with a 
impedance of 4% and an efficiency of 98%. 
Between the source terminals, t, and the rectifier, a 100ft long, 14 AWG  cable is 
approximated (for a 5kV  A  load) with the series resistance R 8  and inductance L 8 • 
The nonlinear load is represented by a rectifier with a de-link inductor Lrd includ-
ing losses Rrd, filtering capacitor Crd, and a load consisting of RL and LL. The rectifier 
is  designed to supply PL  :=  5kW with a  voltage ripple of Vrd,ripp  =  1%- 2%.  Even 
though the de-link inductor has not been included in the design of the rectifier,  con-
vergent problems in the simulation could be reduced by assigning some arbitrary small 
Parameter  calculated value  simulation value 
Vs,LL  460V  460V 
Rs  4.2m0  4.2m0 
Ls  44.9JlH  44.9JlH 
Rc  1.960  0.50 
Lc  l18JlH  l18JlH 
Rrd  - 0.10 
Lrd  - 1JlH 
RL  - son 
LL  - 1JlH 
Crd  - 2.5mF 
TABLE 3.1:  Simulation parameters. 23 
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FIGURE 3.3:  Source voltage Vsa  and load current ira· 
value.  The parameter values on the de-side are chosen through simulation iterations 
until the specifications for the load power and voltage ripple were met.  The final system 
parameters can be found in Tab. 3.1 and the resulting load power and de-voltage ripple 
in Tab.  3.2. 
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FIGURE 3.4:  Spectrum of load current ira· 24 
I  Parameter I  Simulated Value I 
lr,l  6.32A  100% 
lr,5  5.00A  79.1% 
lr,7  3.89A  61.6% 
lr,ll  1.59A  25.2% 
lr,13  0.71A  11.2% 
THDir  104.5% 
PL  4878W 
v;.d  624V 
l'rd,ripp  1.37% 
TABLE 3.2:  Simulation results. 
Fig.  3.3 shows the simulated waveforms using the circuit and parameters described 
above.  As can be seen,  the load current ira is  highly distorted.  The spectrum of the 
load current is shown in Fig.  3.4.  A more qualitative listing of the current and voltage 
distortion is given in Tab.  3.2.  Refer to Appendix A for more details on how the spectra 
are determined. 
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FIGURE 3.5:  Total harmonic distortion T H Dir under different load conditions. 25 
The current distortion in Fig.  3.3  is due to the discontinuous conduction of the 
rectifier diodes resulting in the characteristic "double-hump"  current waveform.  The 
shorter the conducting time, the higher the distortion.  For a given system designed for 
rated load, the conduction time varies according to the applied load (Fig.  3.5).  It can 
be seen that the distortion factor increases if smaller loads are applied. 
3.2.2.  Active Filter Circuit 
ifd 
ta  ica  Lta  . 
icb  Lfb  Rfb 
rvfa 
tb  lfb 
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FIGURE 3.6:  Active filter circuit with switching ripple filter. 
Fig.  3.6 shows the active filter circuit that is connected in parallel at the source 
terminals (point t in Fig.  3.2).  The active filter consists of an inverter coupled with 
series inductors L1  (including losses R1) to the power line and a switching ripple filter 
Cv-Lv-Rv· 26 
The inverter is  built with six Insulated Gate Bipolar Transistors (IGBTs)  with 
free-wheeling diodes.  For the simulation, the IGBTs are replaced with ideal switches. 
Since it is possible in simulation to turn on and off two switches instantaneously, there 
is no need for the free-wheeling diodes. 
The de-bus capacitor Cld has not yet been included in the project.  Instead, the 
capacitor is replaced with a constant de-source Vld·  In the future, the capacitor should 
be fed from the power source v8  and charged with a constant voltage which would require 
an additional control loop.  The active filter should neither absorb a significant amount 
of energy from the system nor inject energy to the system.  In the case of a  de-source, 
the source would have to compensate for  losses in the inverter system.  In the case of 
the de-capacitor, the losses would have to be compensated with energy from the power 
source v8 • 
Parameter  Simulation Value 
v1d  800V 
Rl  10 
Ll  1mH 
Rv  0.50 
Lv  31.08~-tH 
Cv  13.82~-tF 
TABLE 3.3:  Simulation parameters for active filter. 
The filter output voltage is denoted as v  1,  the filter current as i  1,  the switching 
ripple filter current as iv,  and the compensation current as ic.  The circuit parameter 
values are listed in Tab.  3.3.  The de-bus voltage Vld  =  800V has been chosen rather 
high in order to not limit the compensation ability of the active filter.  A high de-bus 
voltage results in high current ripple in i 1 which is  not desired.  In the future,  when 27 
the dc-bus voltage source is replaced with a de-capacitor, the voltage should be reduced 
significantly since it has to be fed from the grid. If  all switches are off, the inverter bridge 
acts as a three-phase rectifier and can charge the dc-bus to a maximum voltage of about 
J2Va,LL  =  650V.  The control algorithm for the switches would then have to boost the 
voltage in order to serve as an inverter for  the active filter to the required voltage for 
the active filter mode. 
3.2.3.  Switching Ripple Filter 
Because of the switching nature of the inverter, high current ripple is present [21). 
Fortunately, the ripple has a fundamental frequency equal to the switching frequency 
/p  = Is  = 7680Hz which is easier to filter than low frequencies.  In order to filter the 
current, a switching ripple filter (SRF) is connected in parallel to the active filter consist-
ing of a series L-C-R band-pass filter.  The filter is designed with a resonant frequency 
fo  = /p = 7680Hz to achieve minimum impedance at the fundamental frequency of the 
switching ripple and a  quality factor of Q =  3 to dampen the resonant circuit.  The 
impedance of the filter is given in (3.1)  and its frequency response is shown in Fig.  3.7. 
Zv(s) =  1 + sRvCv + s
2
LvCv 
sCv 
(3.1) 
As  can be seen  in the frequency  response  of the filter,  the impedance for  the 
fundamental line frequency is finite, i.e Zv(j27r60)  =  1920L-89.8°.  This low impedance 
results in a fundamental current IIv,ll =  1.64A that changes either the power factor of 
the system or has to be compensated for by the active filter. 
For the fundamental frequency of the switching ripple, the impedance of the filter is 
Zv(j27r7680)  = 0.50L0°. This non-zero impedance does not totally absorb the switching 
ripple.  The filtering performance also depends on the source impedance Z8(s)  and load 
impedance. The source and load impedances have to be large compared to the switching 
ripple filter impedance at the switching frequency in order to achieve good suppression 
of switching ripple in the load current. 28 
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FIGURE 3.7:  Frequency response of switching filter ripple Zv(jw). 
3.3.  DSP Interface 
To satisfy the tremendous calculation need for the active filter, a DSP is used to 
implement the active filter algorithm.  The center of the hardware is  a  TMS320C240 
DSP Controllers Evaluation Module  with the following main features: 
•  16 bit fixed-point arithmetic core unit 
•  20 MIPS 
•  544 words of internal dual access RAM 
•  128k words of external on-board SRAM 
•  Dual10-bit, 8-channel analog-to-digital converters (ADCs) 
•  12 PWM channels including dead time generator 
•  4-channel, 12-bit on-board digital-to-analog converters 
The DSP is  programmed in assembler language to use the full capabilities of its 
hardware performance and to prevent loss  of calculation power by program overhead 
resulting from the use of a high level language.  Because it is a 16  bit fixed-point unit, 
the program has to be carefully designed such that the quantization errors do not become 
significant and cause malfunctions of the program. 29 
To interface the DSP with the power circuit, signal conditioning and protection 
circuitry is  built.  A detailed description of the hardware circuit can be found in [13]. 
The next two sections describe the function of the interface circuit in a block diagram 
manner. 
3.3.1.  Interface Circuits 
vsab 
a. 
vsbc  C/) 
0 
I 
ira,  irb 
(.) 
0 
ica,  icb 
<( 
FIGURE 3.8:  Block diagram of input interface circuit. 
Six signals are measured and interfaced with the DSP as shown in Fig.  3.8.  Two 
load currents ira, irb  and two compensation currents ica, icb  are measured with current 
transducers ( CT) and two terminal voltages Vtab, Vtbc  are measured with voltage trans-
ducers ( VT) for electrical isolation.  The voltage transducers have low pass characteris-
tics with a cut off frequency well above the switching frequency,  i.  e.  the whole signal 
spectrum can be measured.  The same does not apply for the current transducers.  The 
transfer function of the CTs have a band pass characteristic.  Therefore, de-components 
or even higher harmonics cannot be measured (there are no exact specifications for the 
CTs). The signals have to be offset-corrected and amplified to match the required signal 
level of the DSP of OV - 5V. 
To reduce some aliasing, a second order filter is used with the frequency response 
shown  in Fig.  3.9.  The low  filter  order is  used  to prevent  any  additional stability EO  or---~~:~:~:~:~:~::~:--~--:~:-.~.~:.~.:~:~:--~~ 
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FIGURE 3.9:  Frequency response of anti aliasing filter HA(jw). 
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problems in the closed loop control system.  In addition, the highly distorted currents 
are pre-filtered by the low pass characteristic of the CTs.  The VTs have a high enough 
bandwidth to pass frequencies even higher than the switching frequency, but the voltage 
distortion is low enough to be filtered only by the anti-aliasing filter. 
The active filter has only 6 PWM output signals to control the inverter.  Because 
of the requirement to build a flexible system, the output signals are passed through a 
programmable array logic  (PAL).  For this application, the PAL is  not necessary.  The 
logic signals are passed through opto-couplers for electric isolation between the control 
a. 
(/) 
0 
I 
~  ;: 
a. 
IGBT-Gates 
FIGURE 3.10:  Block diagram of output interface circuit. 31 
circuit and the power system.  To drive the gates, each IGBT requires a separate drive 
logic including its own power supply. 
3. 3. 2.  Transfer Characteristic 
current  &  anti-
voltage  aliasing 
transducers  filters 
FIGURE 3.11:  Block diagram control system. 
The block diagram in Fig.  3.11  shows the transfer characteristic of the hardware 
system.  As  explained in the previous section,  the input signals are passed though ei-
ther voltage or current transducers with the transfer characteristic ll..c(s)  and Hv(s), 
respectively.  All signals are passed though an anti aliasing filter H A ( s). 
The DSP is  only capable of sampling two  signals simultaneously, but the filter 
is implemented in a three-phase system.  Since it is assumed that the power system is 
completely balanced, only two of the three signals are measured according to (2.7)  and 
(2.8)  and sampled simultaneously.  The AD-converters require a  minimum conversion 
time of td =  6J.ts,  represented with H D·  Therefore, the signal pairs are delayed by 6J.ts, 
l2J.ts  and l8J.ts,  respectively.  Once all signals are sampled, the algorithm is  processed 
within the DSP.  The sampling and the calculations have  to be performed within one 
sampling interval Tr =  768~Hz =  130J.ts.  The calculation delay is considered with H D  = 
e-jwTT.  The only output signals  are the PWM patterns which control the IGBTs. 32 
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FIGURE 3.12:  Timing diagram. 
The new  PWM-pattern is  active during the following sampling interface,  resulting in 
an additional delay of one sampling period.  In the timing diagram (Fig.  3.12),  only 
significant delays and filter characteristics are included. Minor propagation delays, wait-
state delays, etc.  are not included. 
All the circuit elements are assumed to have  a  linear characteristic.  With this 
assumption, the propagation and sample delays and transfer functions result in an ad-
ditional phase shift or magnitude change of the sinusoidal signals.  The delays have a 
tremendous effect in the filtering performance of the active filter as shown in the next 
chapter. 33 
4.  CONTROL SCHEME 
4.1.  Compensation with Ideal Hardware 
4.1.1.  Compensation in Delayless System 
FIGURE 4.1:  Ideal compensation principle. 
Fig.  4.1  shows the basic idea of harmonic current compensation.  The distorted 
load current, !r, is  measured and the fundamental component, lr,ll is separated from 
the harmonic component, ir,h·  Ideally,  the current source, !c,  injects current equal to 
the harmonic load current component but with opposite phase to effectively cancel the 
distortion resulting in undistorted source current t,. 
i  = i  - i  = (i  1 +  i  h) - i  h = i  1  ::..s  -r  :::.c  -r,  -r,  -r,  -r,  (4.1) 
In order to separate the fundamental and harmonic current components, the load current 
is transformed to the reference frame which rotates with the fundamental frequency.  By 
averaging {or low pass filtering) the transformed current!~, the fundamental component 
~  ·e  b  t  t  d  1r  =  1r,1  can  e ex rae e  . 
{4.2) 
(4.3) 34 
(4.4} 
The resulting decomposed load current of the system proposed in Fig.  3.2 is shown in 
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FIGURE 4.2:  Separated fundamental and harmonic current. 
Fig.  4.2.  With ideal compensation, no harmonic current distortion would be left in the 
source current, i.  e.  ls,h  =  0.  There are some major factors that limit the ability to 
cancel harmonic currents as proposed above: 
•  An ideally controlled current source does not exist on the power system. 
•  There are system delays resulting in reduced cancellation for lower order harmonics 
or even amplification of higher order harmonics. 35 
•  There is some cancellation current flowing into the load causing an unwanted feed-
back loop.  Since there might be significant delays present in the DSP system and 
the control algorithm, the loop could be come unstable.  If  there is only a small 
amount of current flowing  back to the load,  the loop gain is  small as  well,  and 
therefore, the loop is less likely to become unstable. 
4.1.2.  Effects due  to Delayed Current Injection 
As  shown above, major delays are caused by the calculation delay and the delay 
of the PWM controlled inverter.  Adding up these delays, the total delay is at least td = 
2Tr =  260JLs.  The delay results in the following phase shifts 'Pd(td)  of the fundamental 
and harmonic signals (Tab.  4.1): 
(4.5) 
k  'Pd(Ts)  [
0
]  'Pd(2Ts)  [
0
] 
1  2.8  5.6 
5  11.3  22.5 
7  19.7  39.4 
11  30.9  61.9 
13  36.6  73.1 
TABLE 4.1:  Phase shift due to system delays of td = Tr and td =  2Tr. 
The effects of delayed cancellation in the source current can be seen in Fig.  4.3. 
The figures have been created in an open loop simulation: 
(4.6) 36 
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FIGURE 4.3:  Effect on delayed compensation current injection 
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25 
Since delays are inherent in a system using a DSP, solutions have to be found to 
compensate accordingly [22],[23].  The delays could be reduced by increasing the sampling 
and switching frequency of the active filter.  An active filter with a sampling frequency 
fT =200kHz and a switching frequency /p =18kHz is proposed in [24]. 
In this research, another way to compensate for system delays is chosen.  Each har-
monic to be cancelled is separately extracted and its magnitude and phase determined. 
By knowing the magnitude and phase, future values of the compensation current can be 
estimated and therefore the compensation current matches the distortion with opposite 
phase. 
4.2.  Block Diagram 
In order to study the control circuit for the active filter, it is necessary to discuss 
the effects of the output of the DSP (inverter) on the system and the inputs of the DSP. 
For that reason, two assumption are made: 37 
System 
----------------------------------
DSP 
v,[n] 
FIGURE 4.4:  Block diagram of active filter. 
1.  A strong source is present such that the voltage distortion at the source terminals 
t is minimal. 
2.  There is an insignificant amount of current flowing from the active filter back to 
the load, i. e.  the load current is mainly independent of the active filter current. 
Both assumptions can be made if a strong source is present, i.  e.  the source impedance 
is small, and a high load impedance is present.  With these assumptions, the electrical 
circuit in Fig.  3.1  can be simplified and drawn as a  block diagram as shown in Fig. 
4.4.  As can be seen, the three input signals 14, !r, and i.e are measured with transducers 
and passed to the AD-converters.  The output of the circuit is the voltage 'Qf generated 
with a PWM controlled inverter.  The two impedances, coupling impedance z,(s) and 
switching ripple filter impedance Zv (  s), are given by: 
(4.7) 
The switch S describes the two  states of the active filter.  In the case that the switch 
is  closed  (S  =  1)  the active filter is  in operation and current 1 1 is flowing  out of the 
inverter.  If the switch is open (S  =  0), the active filter is disabled and all switches of 38 
the inverter bridge are open resulting in no current flow out of the inverter, i. e.  i1 =  Q. 
Because of the assumptions made above, the source current results in: 
where 
4.3.  Control Strategy 
4.3.1.  Overview 
.  Y..j- Y..t 
!j =  z 
-I 
.  Y..t 
!v=z 
-V 
FIGURE 4.5:  Control strategy overview. 
(4.8) 
Fig.  4.5 shows an overview of the proposed control strategy.  The controller has to 
fulfill the following four tasks: 
1.  Control the fundamental component of the filter  voltage,  Y..J,l,  by  changing the 
fundamental correction factor,  G  1, in such a  way  that there is  no fundamental 
filter current present, i. e.  ic 1 =  0. 
' 39 
2.  Control the harmonic components of the filter voltage, '!Lf,h' by changing the funda-
mental correction factor, fk, in such a way that the harmonic filter current equals 
the desired filter current, i.  e.  ~.h =  ir,h· 
3.  Predict the desired filter current to compensate for system delays. 
4.  Adapt the parameters (k and G  1 of the prediction algorithm to compensate the 
slow drifting system parameters. 
The switches en! =  {0, 1}  and enh  =  {0, 1}  are used to enable and disable the funda-
mental and harmonic component output. If  en!= 0, output voltage is not present, i. e. 
all six switches of the inverter bridge are off as well. 
In the following derivation of the control algorithm, the power system is assumed 
to be at steady state. Even though the adaption algorithm may change parameters over 
time, the adaption is slow in comparison to the dynamics of the power system such that 
a steady state assumption is valid for the electrical part of the system. 
4.3.2.  Fundamental Control 
The fundamental current control of the active filter is one of the key points of the 
control algorithm.  The fundamental current is derived with 
.  '!Lf,l  - '!Lt,l 
~  - _:...:.-:::::-----''-- -/,1- z,  (4.9) 
In order to zero the fundamental filter current, 1 1,1, the fundamental filter voltage, '!LJ,l, 
must be equal to the fundamental source terminal voltage, '!Lt,l.  Even the smallest phase 
shift between the two  voltages due to system delays can result in damaging currents. 
A  phase shift  1Pvt,1-v1,1  =  5.6°  (refer to Tab.  4.1)  results in a  fundamental current 
IJ,l =  69.8A. 
Because of the sensor placement, the fundamental control algorithm does not min-
imize  the filter  current !1,1.  Instead the compensation current ic,1  is  measured and 40 
minimized: 
.  .  + .  !4,1 + Y..j,1  - !4,1 
!c,1 =  1v,1  lj,1 = -Z  z 
-v  -/ 
(4.10) 
In order to set the current !c,1 =  0,  the following requirement can be derived from 4.10: 
Zv+Zf  v  - v  -/,1- z  .!!.t,1 
-V 
(4.11) 
The fundamental component of the output voltage, Y..j,1, is derived from the filtered 
terminal voltage transformed to the rotating reference frame Ke 
y_j''[n] = (Ke[n])-
1y_j''[n] = (Ke[n])-
1G  JiJir[n] *  !lJ[n] = (Ke[n])-
1G  Jffir[n] *  Ke[n]!d[n] 
(4.12) 
If  the system is in steady state, (4.12)  can be rewritten for the fundamental component 
assuming that the low pass filter blocks harmonic components 
sll [  ]  G  s  [  ]  sll  G  s  Y..f,1  n  = -/14,1 n  --+  Y..f,1 =  -/!4,1  (4.13) 
Even though it is  assumed that there is  little or no distortion present in the terminal 
voltage, 14, the voltage is filtered with a linear phase filter IJir· For the filter, a FIR-filter 
has been chosen with the frequency response shown in Fig.  4.7.  Using a FIR-filter has 
two positive effects:  first, the linear phase response of the filter results in a constant group 
delay of all frequency components. In the case where harmonic components are present, 
these components are only reduced in magnitude but undergo no change in phase shift in 
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FIGURE 4.6:  Control circuit for fundamental current. ~ -500 
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FIGURE 4. 7:  Bode-diagram of linear phase FIR-filter for fundamental and harmonic 
extraction. 
relation to the fundamental signal component. This ensures that the system does not add 
harmonic signals with phase shift depending on the filter characteristics of IJir·  Second, 
the impulse response of the FIR-filter has a length of 64 samples which corresponds to 
the time of one half of a cycle of the fundamental period, T8 •  In the case of a transient in 
the power system, the active filter should compensate correctly again after one half of a 
fundamental period.  Both characteristics of the FIR-filter might be more significant in 
the case of the harmonic current controller than that of the fundamental voltage control. 
The drawback of using a FIR-filter is that it requires high computational power. 
From the block diagram in Fig.  3.11  and Fig.  4.6 the overall transfer function of 
the fundamental components of !l.t  and !l.J  can be derived 
(4.14) 
where G  1 describes the transfer function of the DSP algorithm in the continuous time 
domain.  All of the transfer functions are linear and change only the phase and magnitude 
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FIGURE 4.8:  Bode-diagram of //R-filter for adaption algorithm. 
All the parameters in (  4.11)  and (  4.14)  are fixed except G  1. In order that (  4.14) 
satisfies the condition (  4.11), G  1 must be set accordingly 
(4.15) 
Since most system parameters are not exactly available,  the algorithm starts with an 
initial guess of G  1, G  10, and adapts until the fundamental compensation current ic,1  is 
zero or minimized.  For an initial value, only the known and significant parts of (4.15) 
are incorperated, resulting in 
G  - 1  - e)2WTT 
-/O- H  H  -
-P-D 
(4.16) 
Fig.  4.6 shows the current control part with adaption.  The fundamental component of 
the compensation current is extracted by filtering the compensation current ~ 
(4.17) 
Since there is no real requirement in the length of the impulse response nor in the phase 
response of the filter, a fourth order //R-filter with low computational requirement has 
been chosen.  The frequency response of the filter is shown in Fig.  4.8. 43 
The error current (remaining fundamental current ic,1)  is  integrated in order to 
approach the ideal G  1. The factor A 1 determines the adaption speed. The value for A 1 
is derived experimentally to optimize speed and stability of the system.  The adaption 
of G 1 can be enabled and disabled with the signal enal = {0, 1  }.  This switch is used to 
disable the adaption during transients of the system.  2 
Because the initial parameter G  10  may not be exact enough, the resulting phase 
shift between !4,1  and !lv,l  could result in high compensation currents exceeding the 
ratings of the power system. In order to limit the current at start up, a current limiting 
loop consisting of an ordinary proportional controller is included.  The parameter Ai is 
the proportional gain of the P-controller.  This loop is  only active  (enil  =  1)  during 
startup of the circuit and at times when protection is needed to limit the current.  3 
The output of the fundamental controller v'j adds to the output of the harmonic 
controller and is passed to the P WM controller. 
4.3.3.  Harmonic Controller 
FIGURE 4.9:  Control circuit for one harmonic current component. 
2In the present implementation, the switch is  only switched off during the initial transient of the 
power system. 
3The implemented solution switches the current limiting loop off when the adaption of Q.1 is finished. 
Using the current limiting controller to protect the circuit after startup has not been implemented. 44 
The controller and adaption algorithm for one harmonic frequency is shown in Fig. 
4.9.  For each harmonic to be cancelled, one controller with its own reference frame has to 
be implemented. The outputs of all controllers as well as the output of the fundamental 
controller are summed since superposition applies in the stationary reference system. 
The basic principle of the controller is  the same as for  the fundamental current 
control.  The current is transformed to the rotating reference frame.  With a linear phase 
low pass filter (FIR filter), the harmonic content of the specific frequency is extracted. 
The harmonic component is multiplied by {k to obtain the correct output voltage Y.j,h 
which produces the appropriate harmonic current. G  h  has to be adapted in such a way 
that the harmonic compensation current ~.h is equal to the harmonic load current f:.,h. 
The harmonic compensation current can be calculated as 
.  !!.j,h 
'!c,h = z 
-fh 
(4.18) 
assuming that the source  voltage  is  strong enough  such that '!lt,h  =  0.  Ideally  the 
compensation current ~.h should be equal to the load distortion current ir,h·  According 
to the block diagrams in Fig.  3.11  and Fig.  4.9,  the overall transfer function of one 
harmonic component can be described as 
(4.19) 
where G  h  is the transfer function of the DSP algorithm for the harmonic components. 
All of the transfer functions are assumed linear and change only the phase and magnitude 
of the sinusoidal signal, i.  e.  H  =  H(hw8).  The only parameter that can be changed 
in (4.19)  is [k.  In the ideal case where the compensation current ~  h  is equal to the 
' 
harmonic load current ir,h' {k results in 
(4.20) 
The most dominant values in (4.20)  are the filter impedance z1 and the delays Hv and 
H P·  Therefore, a good initial value for &  is 
G  _  Z..th  _  z  ,j2hw8TT 
~o- H  H  --fh 
-P-D 
(4.21) 45 
Since small phase errors in the compensation current result in much worse performance 
than small errors in magnitude, the phase and magnitude are adapted separately.  Also, 
the fact that delays are mainly present in the system which result in phase shifts justifies 
this approach.  The drawback of this method is that the currents ~e and i~e have to be 
converted from a rectangular to a polar coordinate system.  This results in additional 
computational effort.4  The magnitude and phase error are calculated as 
!he =  lihe I  - lihe I  e  ::.c,h  -r,h 
tnhe  =  Lihe  - Lihe  re  ::.c,h  -r,h 
(4.22) 
The errors are integrated after multiplying with Ah which defines the adaption speed 
n 
Geh[n]  =  GehO + L  A1h  enah[k]  (I:e[k] *  /iir[k])  (4.23) 
k=no 
n 
l.{)eh[n]  =  l.{)ehO + L  Acph  enah[k]  (cp~e[k] *  /iir[k]) 
k=no 
where switch enah  =  { 0, 1} allows the ability to turn on and off the adaption of G  eh and 
l.{)eh·  Finally, (k results in 
(4.24) 
4.4.  Reference Frame Generator 
In order to generate the five  reference frames  Ke, K-5e,  K 7e,  K-ne, and K 13e 
that are necessary to control the fundamental and four harmonic currents, a phase locked 
loop (PLL)  is implemented (Fig.  4.10). 
The P  LL consists of three main parts, the phase discriminator (  P  D),  the loop 
filter,  /pu[n],  and the voltage  controlled oscillator  ( VCO)  [25].  The source terminal 
voltage  ~J[n] is  used as  a reference signal for  the  VCO.  Taking into account only the 
fundamental component, the voltage can be written as 
(4.25) 
4Since errors in  magnitude do not result in significant  reduction of compensation performance,  it 
could be analyzed if satisfying results can be obtained by only adapting the phase cpeh ro'  eO 
46 
FIGURE 4.10:  Phase-locked-loop with phase discriminator (PD) and voltage 
controlled oscillator ( VCO). 
n 
88 [n]  = 8so + L w~ 
k=no 
where  w~ is  the normalized frequency  (normalized with the sampling frequency)  cor-
responding to the source frequency  fs·  The initial value for 88o is  the phase angle at 
startup of the control circuit. The reference frame rotating with fundamental frequency, 
Ke, can be written in a similar way as 
(4.26) 
n 
8e[n]  =  8eo + L  w~[k] 
k=no 
where  w~[n] is  the normalized fundamental frequency  used  to generate  the reference 
frame.  This frequency has to be controlled in order to match the source frequency w8 • 
The phase discriminator transforms the reference voltage !d[n]  to the rotating system 
using Ke[n]  and calculates the phase error 'Perr[n] 
n 
'Perr[n]  =  L_cl,l[n]Ke[n]  = 88[n]- 8e[n] = 8so- 8eo + L (w~[k]- w~[k])  (4.27) 
k=no 
In order to minimize the error at startup, the initial condition of the VCO, 8eo, is set to 
8eo = 8so = L_cl,l [no]  (4.28) 
To  reduce distortion due to harmonics in 14 1  the phase error is filtered  with the loop 
' 
filter fpu[.].  The resulting frequency used to generate the reference frame is 
w~[n] =  w~o +  ~w~[n] =  W~o +  'Perr[n] * fpu[n]  (4.29) 4.5.  Simulation 
4.5.1.  General 
47 
All the simulations for  the active filter have been done in SIMULINK [11]  using 
the PLECS-toolbox (12).  SIMULINK is a toolbox for  MATLAB to simulate complex 
control systems. Unfortunately, it is rather difficult to simulate electrical circuits since it 
does not accept schematics or netlists. PLECS enhances SIMULINK with the capability 
to simulate electrical circuits directly by writing a netlist for the circuit.  The electrical 
circuit consists of only ideal components.  Elements such as resistors,  inductors,  and 
capacitors are approximated with a linear equation.  Elements such as ideal diodes or 
ideal switches consist of two states, an on-state and an off-state.  If they are in the on-
state, the element is regarded as an ideal short circuit. If  they are in the off-state, an open 
circuit is used for the simulation.  The electrical circuit is simulated as a linear system 
between two switching states, i. e.  the circuit is regarded as piece-wise linear. Therefore, 
this toolbox allows the ability to simulate a power electronic circuit and control circuits 
as a closed loop system within a short simulation time. 
The drawback of using this tool is that component specific characteristics cannot 
be incorporated into the simulation, i.  e.  all nonlinear or parasitic characteristics are 
neglected in the simulation.  The detailed simulation schematics and codes are given in 
Appendix C & D. 
4.5.2.  Startup of Power Circuit 
One of the major difficulties of the active filter is the startup phase of the circuit 
and control algorithm.  Due to arbitrary initial conditions of the circuit element states 
and control parameters, the initial transient can lead to high currents and voltage spikes 
which are harmful to the circuitry. 40r.-.------~------~------~------~--------r-----~ 
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Fig.  4.11 shows the source current, i8a,  and compensation current, ica, during the 
startup phase of the power circuit and the active filter.  The following phases are present: 
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FIGURE 4.12:  Adaption of fundamental correction factor. 49 
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FIGURE 4.13:  Adaption of harmonic correction factors. 
Power circuit:  (0:::; t < 5ms) Operate the power circuit without the active filter and 
switching ripple filter until the system is in steady state. 
Switching ripple filter:  (5ms:::; t < 15ms) Operate the power circuit with switching 
ripple filter  until the system is  in steady state.  Large current peaks are to be 
expected at turn on. 
Fundamental current limitation:  (15ms  :::;  t  < 50ms)  Switch on the active filter 
with enabled fundamental current limiting loop to protect against high currents. 
Parameter  Initial Value at t = 0  Final Value at t =  850ms 
a,  l.OOL5.62°  0.99L6.42° 
(l.s  2.13L- 90.17°  2.15L - 106.85° 
G7  2.82L108.62°  2.86L131.78° 
Gu  4.27  L - 138.317°  4.37  L - 177.55° 
G13  5.00L151.59°  5.17 L- 164.78° 
TABLE 4.2:  Initial and final values of adaption parameters. 50 
The fundamental compensation current is high but within the limits of the system 
ratings.  No adaption of G  1 is performed. 
Fundamental current adaption:  (50ms ~  t < 150ms) With the adaption of G  1, the 
fundamental compensation current is  reduced to a small value.  Fig.  4.12  shows 
the change of magnitude and phase of G  1 during the adaption process. 
Fixed fundamental current:  (150ms  ~  t < 200ms) The adaption of G  1 is turned off 
as well as the current limiting control loop. 
Harmonic current injection :  (200ms  ~ t  < 250ms)  Harmonic current is  injected 
with the initial values for ~  until all internal filters are in steady state. 
Harmonic current adaption :  (250ms  ~ t < 850ms) Adaption of ~  to inject har-
monic current with the correct phase and magnitude.  In Fig.  4.11, it can be seen 
that for t  ~ 500ms the resulting source current has only small harmonic distor-
tion left.  The adaption of ~  for the four harmonic current components that are 
cancelled can be seen in Fig.  4.13. 
As  shown in Fig.  4.12 and Fig.  4.13,  the adaption of the values G  1 and ~  are 
mainly in phase rather than in magnitude. Tab. 4.2 summarizes the initial values and the 
final values of the adapted parameters at steady state of the simulation.  The resulting 
small changes validate the assumptions made for the initial values G10  and ~o· 
4.5.3.  Steady State Compensation 
Once the adaption of G  10  and ~0 reaches a steady state situation, full harmonic 
compensation can be expected.  Fig.  4.14 shows the source and compensation currents 
in the time and frequency domains.  The signals in the time domain are filtered such that 
the current ripple due to the switching is eliminated and only the signals of interest are 
shown.  As can be seen from the spectrum of the source current llsaU)I, harmonic current 
components of lower  harmonic orders h  ~ 11  are nearly eliminated.  The spectrum of 51 
k  lilsa(kfs)I[A]  lilca(kfs)i[A]  lilva(kfs)I[A]  lilta(kfs)I[A]  lilra(kfs)i[A] I 
1  6.18  0.16  1.38  1.33  6.33 
5  0.03  5.13  0.00  5.13  5.14 
7  0.03  4.11  0.00  4.11  4.12 
11  0.08  1.91  0.00  1.91  1.91 
13  0.01  0.97  0.00  0.97  0.98 
THDi%  15.4%  109.8% 
TABLE 4.3:  Resulting system currents. 
the compensation current,  llca{f)l,  shows that the fundamental current component is 
reduced to a minimum.  Since fundamental current is absorbed by the switching ripple 
filter current, the active filter has to compensate accordingly {Fig.  4.15).  It also can be 
seen, that the switching ripple filter does not absorb any harmonic current components. 
The results are summarized in Tab.  4.3.  Even though the harmonic source currents 
are low in magnitude, the THDis% is 15.4%.  This results from two main causes.  First, 
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FIGURE 4.15:  Active filter and switching ripple filter currents. 
higher order harmonic currents are not cancelled, and second, high frequency distortion 
resulting from switching ripple current is  present which is suppressed in the graphs of 
Fig.  4.14 and Fig.  4.15. 
4.5.4.  Transient Behavior 
The section above describes the startup of the active filter until it reaches steady 
state, and the cancellation results are shown as effective after t > 850ms.  If  an active 
filter is used in a system with frequent load changes, a filter also has to be able to react 
quickly to new distortion characteristics.  As stated in (4.14) and (4.19), the input-output 
characteristic of the filter contains transfer functions that are only slowly varying with 
time, i. e.  they can be regarded as constant.  Once the correction factors G  1 and (bt are 
determined for a particular set point, the system can quickly compensate for other set 
points, since no new adaption has to be performed.  Of course,  minor deviations from 
the optimal correction factors for  the new set points can occur since the system is not 
entirely linear. 53 
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To simulate the validity of applying the parameters of one set point to another 
set point, the updating of the parameters is  disabled (enah  =  0)  for t > 850ms  (refer 
to simulation in Fig.  4.11).  At t = 900ms,  the load is  changed from  RL = 800 to 
RL =  1600 which results in a load power change from PL  ~  5kW to PL  ~  2.5kW.  The 
load current transient as well  as  the change in source and compensation currents are 
shown in Fig.  4.16.  The effectiveness of the filter on the new set point is shown in Fig. 
4.17 and summarized in Tab. 4.4. 
Characteristically the T H D%  of the load current ira increases with reduced load 
since the double pulses are shorter in duration.  On the other hand, the T H D  increase 
in the source power is mainly due to current ripple which is independent of the set point 
of the system. 54 
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k  illsa(kfs)I[A]  illca(kfs)I[A]  illva(kfs)I[A]  illJa(kfs)I[A]  illra(kfs)I[A] I 
1  3.11  0.11  1.38  1.36  3.22 
5  0.02  2.78  0.00  2.78  2.80 
7  0.01  2.41  0.00  2.41  2.41 
11  0.06  1.50  0.00  1.49  1.50 
13  0.00  1.04  0.00  1.04  1.04 
THDi%  29.0%  128.8% 
TABLE 4.4:  Resulting system currents after load transient. 
4.5.5.  Switching Ripple Filter 
Fig.  4.18 shows one period of high sampled current signals that show the extent of 
the high frequency current distortion resulting from the switching characteristic of the 
voltage source inverter.  It can be seen that the filter current, iJa,  is highly distorted 
with current spikes as high as lOA.  On the other hand, most of the ripple is absorbed 
by the switching ripple filter and results in a low distorted source current isa· 
The large scale spectra of the currents ifa, ica,  and isa  are shown in Fig.  4.19. 
The spectra show that the switching ripple results in distortion with center frequencies 
of mfr =  m7680H  z with m =  1, 2, 3 .... 0  __  s 
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5.  SUMMARY OF RESULTS 
5.1.  Discussion 
A three-phase active filter to cancel lower  order harmonics has been proposed. 
During the research, numerous problems and solutions were encountered that can give 
ideas and motivation for  future projects.  Also,  the results that were  gained with the 
simulation of the system are satisfying and worthwhile to summarize. 
A thorough investigation of a hardware implementation of the proposed algorithm 
has been performed. Unfortunately, a hardware implementation of the control algorithm 
is beyond the scope of a Master thesis. 
The problems of the implementation arise mainly from two  sides.  On one side, 
the hardware circuit for  the high power voltage  source inverter imposes burdens.  To 
design and build a stable gating circuit including power supply and electrical isolation 
requires experience and detailed knowledge  of such circuits.  The implementation of 
the hardware for  another active filter has shown that extensive tuning of the circuit 
is  necessary.  On the other hand, an implementation of the active filter on the fixed-
point DSP requires additional time.  Even though the DSP implements all /0-ports 
that are  necessary  to build an active  filter,  the processor architecture of the target 
system turned out to be non-transparent.  Numerous exceptions and restrictions in the 
command set  and memory  usage  had to be taken into account  and led  to mistakes 
in implementation. In addition, the implementation in a fixed-point environment of the 
algorithm required exact knowledge of  the number range for each calculation step in order 
to scale intermediate results and operations appropriately.  Both the non-transparent 
architecture and the fixed-point  number format  would  increase the time of software 
implementation even though this was not a focus of the research. It is suggested that for 
future research, a floating-point processor architecture be used that can be programmed 
in a high-level language.  This would greatly reduce the implementation time since the 57 
same code structure could be used as for simulation and no transformation to a fix-point 
environment is necessary. 
The proposed algorithm is  based on rotating reference frames for each harmonic 
component that has to be cancelled. In contrast to the widely used pq-based active filters, 
the proposed approach allows for the extraction and control of  each harmonic component 
separately.  In the case of hardware limitations such as current rating, the cancellation 
can be controlled to be maximized within limits of the system.  Also,  the proposed 
algorithm can be extended with a cost-function defining harmonic current cancellation 
and power factor correction performance which could then be maximized. 
5.2.  Conclusions 
Solid-state  power  electronic  devices  provide  efficient  transformation of electric 
power.  Unfortunately, those devices  used in a  power system generate unwanted volt-
age and current distortion due to their nonlinear characteristics.  With the increase in 
use of power electronic converters from wall-powered consumer electronic devices to high 
power inverters, the pollution on power distribution systems will increase and solutions 
to eliminate the pollution are required.  This project focuses  on the reduction of low 
order harmonic current distortion. 
The thesis describes one possible implementation of a  shunt active power filter. 
The proposed approach employs the use of a three-phase inverter bridge consisting of 
six  IGBTs  and a  de-voltage  source.  The inverter  is  connected  in parallel with the 
power system over  coupling inductors.  The control strategy is based on synchronous 
rotating reference frames to filter harmonic components and cancel them accordingly. 
The simulation results show that after a startup phase, the active filter nearly eliminates 
5th,  ~h, 11th, and 13th harmonic components in the source current. It is also shown that 
the proposed control strategy can react quickly to load changes and achieves very good 
cancellation results, even with old parameters. 58 
Unfortunately, after a thorough investigation it has been concluded that an imple-
mentation of the active filter on the fixed point DSP is beyond the scope of a Master's 
research project.  Because of this reason, the hardware implementation is not realized 
and therefore no experimental verification of the proposed filter strategy is available. 
5.3.  Future Recommendation 
The active power filter control strategy presented in this thesis is designed to cancel 
lower order harmonics on three-phase, balanced power distribution systems.  The design 
can be extended to not only cancel higher order harmonics but also to reduce harmonics 
in three-phase, four-wire unbalanced systems. 
The inverter used for  the active filter  is  implemented with a  de-voltage source. 
In order to reduce hardware, the system should be extended to use a de-capacitor that 
is  charged from  the power line as originally shown in Fig.  3.6.  In order to maintain 
a constant de-voltage,  real power has to be absorbed in a controlled manner from the 
power line to compensate for losses in the inverter. 
The active power filter studied in this thesis is applied on the low voltage side of 
an industrial power system.  To economically justify the use of an active filter, the filter 
might have to be redesigned to reduce harmonics on the high voltage side, i.  e.  at the 
point of common coupling (PCC)  (Fig.  1.1).  In order to do so, the switching frequency 
of !T =7680Hz might have to be reduced to a frequency of< 2000Hz.  The use of a 
neutral point clamped (  NPC) inverter could be studied to increase the ratings of the 
inverter and to reduce switching ripple. 
Of course, in order to gain experimental results, a complete prototype implement-
ing the active filter should be built. The experimental results should not only be used to 
verify the simulation but moreover the differences between simulation and experimental 
results should be studied intensively in order build good models for future projects. This 
would reduce the development time since more problems could then be discovered during 
the simulation process. 59 
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APPENDICES A  GRAPH CREATION AND SPECTRA 
CALCULATION 
64 
All the graphs in this document are created from simulation data derived either 
in MATLAB or in SIMULINK. 
All the graphs in the time domain except Fig.  4.18 are created from data sampled 
with Is= 7680Hz.  The highest frequency components in those signals are well beyond 
Nyquist rate of it = 3840Hz which would technically violate the sampling theorem.  But 
since the graphs are only used for demonstration, the filtering effect of the low sampling 
frequency  has positive effect.  Since the sampling frequency is low,  data of the whole 
simulation could be stored without exceeding memory limits. 
The graph in Fig. 4.18 shows higher frequency components than just it =  3840Hz. 
In order to do so, the simulation signal is 32 times oversampled resulting in a sampling 
frequency  of 245. 760kHz.  With this high sampling frequency,  the switching ripple is 
visible unlike in the figure  created as described above.  Because of the high sampling 
frequency,  only data for  the last fundamental period could be stored to not exceed the 
memory limits. 
For the spectra and the calculations of the harmonic current components, the same 
oversampled vectors are used.  In order to acquire valid results, the last period of the 
simulation when in steady state is used and the Fast Fourier Transformation (FFT) in 
MATLAB is applied. The spectra have a resolution of 60Hz from OHz to 122.880kHz. 
The spectra show the peak values of the harmonic components, i. e.  a division by J2 is 
necessary to obtain the rms-values of the harmonic components. B  NOMENCLATURE 
Symbol I  Unit I  Description 
f  =  f(t) 
f =  f{t) 
L  = f(t) 
F 
F(f) 
f 
K's 
Variable  representation 
regular real variable 
vector or matrix 
complex number 
rms-value if f(t) is an ac-signal,dc-value if j(t) is an de-signal 
spectrum of j(t) when in steady state 
Variable  transformation 
variable in three-phase system f  =  [/a  fb  fcJT 
f transformed to stationary reference frame, vector notation, 
fS  =  [13  J:JT 
f transformed to stationary reference, complex notation, t  = 
JJ + jf: 
f  transformed to reference frame rotating synchronous with 
frequency We,  vector notation, fe =  [fd J:JT 
f  transformed to reference frame rotating synchronous with 
frequency we, complex notation, Le  = jj  + j 1: 
transformation matrix from three-phase variables to station-
ary, two-phase reference frame 
transformation matrix from stationary, two-phase reference 
frame to three-phase variables 
transformation  matrix  to  rotating  reference  frame  syn-
chronous to We,  vector-matrix notation 
transformation  variable  to  rotating  reference  frame  syn-
chronous to We,  complex notation 
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I  Symbol I  Unit I  Description 
Signals and circuit elements 
Vs  [V]  source voltage 
Vt  [V]  source terminal voltage 
Vf  [V]  active filter terminal voltage 
Vrd  [V]  dc-bus voltage of rectifier load 
Vfd  [V]  dc-bus voltage of active filter 
is  [A]  source current 
ir  [A]  load current 
ic  [A]  compensation current 
it  [A]  active filter current 
iv  [A]  switching ripple filter current 
ird  [A]  rectifier load dc-bus current 
n  [A]  de-load current 
itd  [A]  active filter dc-bus current 
Rs  [0]  source resistance 
Ls  [H]  source inductance 
Rc  [0]  cable resistance 
Lc  [H]  cable inductance 
Rt  [0]  coupling inductor losses 
Lt  [H]  coupling inductor 
Rv  [0]  switching ripple filter resistor 
Lv  [H]  switching ripple filter inductor 
Cv  [F]  switching ripple filter capacitor 
Rrd  [0]  de-link inductor losses 
Lrd  [H]  de-link inductor 
Crd  [F]  dc-bus capacitor 
RL  [0]  load resistor 
LL  [H]  load inductor 67 
I  Symbol I  Unit I  Description 
Transfer functions 
lie  [-]  current transducer 
Hv  [-]  voltage transducer 
HA  [-]  anti-aliasing filter 
He  [-]  analog-digital converter 
Hv  [-]  calculation delay 
Hp  [-]  PWM circuit 
a,  [-]  fundamental correction variable 
(k  [-]  harmonic correction variable 
lJir  [-]  FIR-filter for harmonic extraction 
/iir  [-]  IIR-filter for adaption algorithm filtering 
/pll  [-]  PLL loop-filter 
Various  variables 
fs  [Hz]  fundamental source frequency Us= 60Hz) 
IT  [Hz]  sampling frequency (/T =  128fs = 7680Hz) 
/p  [Hz]  switching frequency of PWM (/p = !T = 128j 8  =7680Hz) 
TT  [s]  sampling period (TT  =  ]; ) 
td  [s]  delay time 
<fJd  [0]  delay angle 
en/  [-]  enable fundamental injection 
enh  [-]  enable harmonic injection 
enif  [-]  enable current limiting loop 
en  a/  [-]  enable fundamental adaption 
en  a/  [-]  enable harmonic adaption C  COMPLETE SIMULATION CIRCUIT DIAGRAM 
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FIGURE C.l: Complete simulation circuit diagram. 
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D  SIMULATION FILES 
FIGURE D.l: SIMULINK model:  Top level with PLECS circuit interface and data 
recording. 
FIGURE D.2:  SIMULINK model:  Control algorithm. 70 
on 
(abo(G50) ~G50)) 
(abo(G70) anglo(G70)] 
(abo(G110) ~G110)] 
(abo(G130) anglo(G130)] 
FIGURE D.3:  SIMULINK model:  All harmonic current controllers. 
FIGURE D.4:  SIMULINK model:  Harmonic current controller for 5th harmonic. 
FIGURE D.5:  SIMULINK model:  Fundamental current controller. UliiT initialize• tho  SIMULINK  simulation  [OSU,MS] 
I••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
I 
I 
X 
I 
X 
X 
X 
X 
I 
I 
I 
I 
I 
X 
X 
X 
X 
X 
I 
X 
X 
X 
X 
Author 
Date 
Acid.  Fileo 
FILE  DESCRIPTION 
Marcel  Morlt 
02/20/2000 
circuit.tp.z. 
circuit.m 
Initializes parameters  and  files that are  used in the  other  simulation 
files  in this dirocotry 
IMPORTANT  IIOTB 
start firat with !nit on the  IUTLlB  c~  line 
IIIPUT  P.llWIJ!TBII3 
none 
Developing  S7otom 
Tool 
Starting Date 
Updote 
ISM-PC 
Matlab,  Version 6.2.0 
02/20/2000 
08/25/2000 
X•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
X 1ni  tialize general parameter• 
fa  •  60; 
DOl  •  128; 
fT  •  fi*DOI; 
TT  •  1/fT; 
X 110urce  voltage  frequency 
X DUIIIber  of  aampl••  per period• 
% •-ling frequency 
% ·-1• tilllo 
mDOr  •  inf;  X aaximD rows  of •-loa to WS 
I  create PLECS  file with parameters 
circuit; 
above  -----------------------------------
plecanp  ( • circuit.  tpx  1 ,  • ctrcui  t . tpl 1 )  ; 
pleca  circuit ; 
1  ini  t. circuit paramotero 
X nbstitudo  var.  with values  (.tpl) 
X create  PLECS  oJotem  (.  pld) 
X define  normalizing  factor•  ------------------------------------------------
!norm  •  20; 
Ytnorm  •  450; 
Yfclnorm  •  vtdin; 
X d.efine  switch  on  and off times 
tart_on  •  0.006; 
tat_on  •  0.015; 
til_on  •  0.015; 
til_off •  0.15; 
tvl_on  •  0.06; 
tvl_otf  •  0.15; 
thc_on  •  0.2; 
tba_on  •  0.26; 
tba_off  •  0.85; 
% ovitcb ripple filtor on 
X activo filter on 
X current  loop  on 
I  current  loop off 
X fundamontal  voltngo  ctrl.  on 
X  fUDCI.amontal  voltage ctrl.  off 
X harmonic  cancelation  on 
X harmonic  acldaption  on 
X harmonic  acldaption off 
X deoip LP  filter for extraction -------------------------------------------
b_fir  •  firls(63,[0  1  240  7680/2]/7680•2,[1  1  0  0],[100  1]); 
a_fir  •  [1]; 
b_iir  .  [0.5821  1.1642  0.5821]•18-3; 
a_iir  .  [1.  0000  -1.9306  0.9329]; 
b_vctr  •  b_iir;  X filter for  vf_1  control 
a_vctr  •  a_iir; 
b_hctr  •  b_iir;  I  filter for harmonic  phaoe  ctrl 
a_bctr  •  a_iir; 
b_bfil  •  b_fir;  X filter for harmonic  e.z.traction 
a_bfil  •  a_fir; 
Kv  •  100/  (2"J>h6); 
•  exp(  -TT•2•pi•6) ;  a 
b_pll 
a_pll 
•  [Kv]; 
•  [1  -a]; 
X vorke  btltter 
X vorta better 
I  dooip bnttervortth filter  (anti aliaoing filter) 
if 1, 
Rpfilt  •  3; 
Rotilt  •  40; 
Vp  •  19•60•2"Pi; 
w.  • 7680/2•2•pi; 
X[JI,WD]  •  buttord(Wp,Wa,Rp,la,'a'); 
X[ba,aal  •  butter(I,WD, •a•); 
Uba,aa]  •  bntter(2,2"J>i•7680/3, '•');  lpapb definition 
[b_ct,a_ct]  •  bntter(2,2"J>i*7660/3,'o');  lpapb definition 
[b_vt,a_vt]  •  buttor(2,2"J>i•7860/3,'o');  lpapb definition 
X[ba,aa]  •  bnttor(2,2"J>i*2000, '•');  Xlov  vp 
ODd; 
X initial cozulition for correction  coefficient• 
jv  •  j•2"J>i•60;  "  fUDC!amontal 
B_PWM  •  exp(-jv*TT); 
B_DBL  •  exp(-jv•TT); 
QfO  •  1/(B_PWM•B_DBL) ; 
jv  •  j•2•pi•6•60;  X 6th harmonic 
Zf  •  at + jv•Lt; 
B_PWM  •  exp(-jvoTT); 
B_DBL  •  exp(-jv•TT); 
G50  •  Zf/(B_PWM•B_DBL); 
jw  •  j•2•pi•7•80;  I  7th harmonic 
Zf  •  at +  jw•Lt; 
B_PWM  •  exp(-jv•TT); 
B_DBL  •  exp(-jv•TT); 
G70  •  Zf/(B_PWM•B_DBL); 
jv  •  j•2•pi•11•60;  X 11th harmonic 
Zf  •  at + jv•Lf; 
B_PWM  •  oxp(-jv•TT); 
B_DBL  •  oxp(-jw•TT); 
G110  •  Zf/(B_PWM•B_DBL); 
jv  •  j•2•pi•13•60;  % 13th harmonic 
Zf  •  at + jv•Lt; 
B_PWM  •  oxp(-jv•TT); 
B_DBL  •  oxp(-jv•TT); G130  •  Zf/(B_PVK•B_DBL); 
X oDd  of init ---------------------------------------------------------------
XCIIICUIT  oimulation circuit par-tor for PLIICS  circuit  [DSU, MS] 
%··-········································································· 
"  " 
Author  Marcel  Merk 
" 
Date  02/20/2000 
"  " 
.ldd.  Filoo  circuit.  tpx 
"  X  FILII  DBSCI\IPTIOII 
X  Seta circuit paraetera 
X 
X  IMPDIIT.l!IT  !lOTI! 
X  11  called by  ini  t 
X 
" 
IIIPUT  PllWIB'I'BliS 
X  BOBO 
X 
X  Dovolopi"'!  Syotom  IBM-PC 
X  Tool  Matlab,  Voroion  6.2.0 
X 
X  Starti"'! Date  02/20/2000 
X  Update 
X  1·······················································-=···················· 
X iui  tialize circuit par-t•r• 
sw  •  1;  X activate  .lF 
meaaurea•  29;  I  n1Uiber  of ..  uur.aenta 
va_ll  •  460;  X source  voltqo line to line 
Lo  •  44.9o-6;  I  oourco  inductance  XXX 
XL•  •  1DOo-6;  I  source  iDductanee 
R.o  •  4.23o-3;  X source resistance 
Lc  •  118o-6;  X cable  inductanca 
ac  •  0.6;11.969;  l  cable neiatance 
Lrd  •  te-6;  X rect  .  aaooth  inductor 
R.rd  •  0.1;  I  rect.  resistance  of  oaooth  L 
Crd  •  2.6e-3;  I  net  .  dc-capaci  tor 
vcrdO  •  627;  X initial value  of Crd 
BL  •  80;  X load reli  tor 
Ll  •  1e-6;  11•-6  X load inductor 
Uv  •  0.2/1.6;  X SIF  reeiatance 
XCv  •  3.46o-6•1.6;  X SRF  capacitance 
XI.v  •  1248-6/1. 6;  X SRF  capaci  tanco 
R.v  •  1;  X SRF  rooiotanco 
Cv  •  20e-6;  X SRF  capaci  tanco 
R.v  •  0.5;  X SRF  rooiotance 
Lv  •  31.08e-6;  X SRF  capacitance 
Cv  •  13.82o-6;  X SRF  capaci  tanco 
lit  •  1;  X active filter resistance 
Lt  •  1e-3;  X active filter inductance 
vtdin  •  800/2;  X activo filter voltage  aource 
Xi.f  •  &o-3;  X activo filter inductanca 
Xvtdin  •  1000/2;  l  active filter voltqe aource 
X oJUI  of circuit.m -----------------------------------------------------------
lcircuit.tpx PLIICS  notliot for circuit  oimulation[DSU,MS] 
.Author 
Date 
.ldd.  Filoo 
FILII  DBSCI\IPTIDR 
Marcel  Mork 
07/20/2000 
dmk.tpx 
Retliat for the aiamlation circuit.  Contains  source,  rectifier load, 
active filer vith avitchea  and dc-aourc,  and  avitched ripple filter 
IMPDI\T.l!IT  ROTH 
BOBO 
IIIPUT  PllWIB'I'BliS 
BOBO 
Dovolopi"'!  Syotom 
Tool 
Starti"'! Date 
Update 
IBM-PC 
Motlab,  Voroion 6.2.0 
02/20/2000 
07/26/2000 
•··-········-················-··-··-·········-··························  tomplato circuit 
<<  vea,  vab,  vee,  vtd.in 
<l e1,  e2,  a3,  e4,  a5,  e6,  erf,  a4dRL  I,  ecrd. 
>>  iH,  ieb,  iac,  vta,  vtb,  vtc,  ira,  irb,  ire, 
ircl,  vrd,  iL,  ita, ifb,  ifc,  vta,  vtb,  vfc,ifcl,v1'd, 
iva,  ivb,  ivc 
{ 
I  source  vol  tase  input 
v.  vea  nat  pd 
v.vob  nb1  pd 
v.vec  net  pel 
• 
<<  vea; 
<<  veb; 
<<  vee; 
I  source  vol  tqe uaeuement 
vm. veam  nat  gnd  >>  veaa; 
vm.vebll  nb1  gnd  >>  vebm.; 
vm. veea net  pel  >>  vecm.; 
• 
I  1ource current  meaeuremente 
...  iaa  nat  na2  >>  iea; am.iob  nbl  nb2  »  iab;  •  u.iac  ncl  nc2  »  iac;  I  SRI'  capacitance  •  c.cva  na4  na16  •  ?Cv 
I  aource  inductors  c.cvb  nb4  nb16  •  ?Cv 
l.laa  na2  na3  •  ?La;  c.cvc  nc4  nc16  •  ?CV 
l.lob  nb2  nb3  •  ?La;  •  l.llc  nc2  nc3  •  ?La;  I  SRI'  inductance 
l.lva  na16  na18  •  ?Lv 
r.rlaa  na2  na3  •  1e6;  l.lvb  nb16  nb16  •  ?Lv 
r.rlab  nb2  nb3  •  1e5;  l.lvc  nc16  nc16  •  ?Lv 
r.rlac  nc2  nc3  •  1e5;  •  •  I  SRF  resisters 
I  aource  reaiatora  r.rva  na16  na17  •  ?Rv; 
r.raa  na3  na4  •  TRa;  r.rvb  nb16  nb17  •  ?Rv; 
r.rab  nbS  nb4  •  ?Ra;  r.rvc  nc16  nc17  •  ?Rv; 
r.rac  nc3  nc4  •  11\a;  •  •  •  1  coupliDg point voltqe meuurementa  I  SRF  reaiatera 
VJD.,vta  na4  pd  >>  vta;  tr.rwa  na4  na17  •  ?Rv; 
vm.vtb  nb4  pd  )) vtb;  lr.rvb  nb4  nb17  •  ?Rv; 
Ylll.vtc  nc4  pd  >>  vtc;  tr.rvc  nc4  nc17  •  ?Rv;  •  •  1  cable  inductors to nonlinear  load  I  SRI'  capaci  tanco 
l.lca  na4  na6  •  ?Lc;  lc.cva  na17  na19  •  TCw; 
l.lcb  nb4  nb6  •  ?Lc;  lc.cvb  nb17  nb19  •  TCw; 
l.lcc  nc4  nc6  •  ?Lc;  lc.cvc  nc17  nc19  •  ?Cv;  •  •  I  cable  resistance  to nonlinear  load  I  SRI'  c:urnnto 
r.rca  na6  na6  •  TRc;  am. iva  na17  na20  »  iva; 
r.rcb  nb5  nb6  •  ?Rc;  am.iYb  nb17  nb20  »  ivb; 
r.rcc  nc6  nc6  •  ?Rc;  am.ivc  nc17  nc20  »  ivc;  •  •  1  nonli!Mar  load. current  uuurGM~ntl 
am. ira  na6  na7  >>  ira; 
am.irb  nb6  nb7  »  irb; 
I  on/off of SRI'  ovitcheo 
o.orfa  na20  pd  <X  (orf>-cl.6),(orf<0.6) 
o.orfb  nb20  pd  <X  (orf>-cl.6), (orf<0.6) 
o.orfc  nc20  pd  <X  (orf>-c>.6), (orf<0.6) 
• 
am.irc  nc6  nc7  »  ire; 
• 
I  rectifier diode• 
d.d1  na7  nd1; 
d.d3  nb7  Dd1; 
d.d6  nc7  Dd1; 
d.d4  Dd2  na7; 
d.d6  Dd2  nb7; 
d.d2  Dd2  nc7; 
t  active filter incluctora 
l.lta  na4  na10  •  ?Lt; 
l.lfb  nb4  nblO  •  TLf; 
l.lfc  nc4  nc10  •  ?Lf; 
• 
I  active filter resisters 
I  roctifior input path incl.  011100tbing  components  r.rfa  na10  nall  •  ?at; 
am.ird  Ddl  nd3  >>  ird;  r.rfb  nblO  nbll  •  ?Rt; 
l.lrd  nd3  nd4  •  ?Lrd;  r.rfc  nc10  nell  •  ?at; 
r.rrd  Dd4  Dd5  •  ?Rrd;  •  c.crd  Dd6  nd2  •  ?Crd,  ?vcrdO;  t  active filter c:urr.nta 
ts.scrd  nd2a  Dd2  <X  (ocrd>•0.5), (ocrd<0.6) l 
a~~.ifa  na12  nall  »  if  a; 
&ll.ifb  nb12  nbll  »  ifb; 
vm.vrd  Dd6  nd2  >>  vrd;  am.ifc  nc12  nc11  »  ifc;  •  •  I  de  load  I  active filter output  voltage 
om.iL  Dd6  Dd6  >>  iL;  vm.vta  na12  pd  >>  vta; 
r.rL  nd6  Dd6a  •  ?RL;  vm.vfb  nb12  pd  >>  vtb; 
r.rLadd nd6a  Dd7  . 80;  vm.vtc  nc12  pd  >>  vtc; 
s.aLad.cl  nd6a  nd7  <l  (adciiiL>•0.5). (addRL<0.6) l  • 
~ 
~  l.lL  Dd7  nd2  •  ?LL; • 
I  inverter  avitchea 
1.11  na12  Df1  <X  (s1>a0.5), (o1<0.5); 
1.13  nb12  Df1  <X  (o3>•0.5), (o3<0.5); 
•.•  6  nc12  Df1  <X  (o5>a0.5), (s5<0.5); 
1.14  Df2  na12  <X  (o4>a0.5), (o4<0.5); 
1.16  Df2  nb12  <X  (o6>•0.5), (s6<0.5); 
•.•  2  Df2  nc12  <X  (s2>a0.5), (s2<0.5); 
•  I  de path of active filter 
....  ifd  Df1  Df3  »  ifd; 
v.  vtd1  Df3  Df5  «  vtdin; 
v.  vtd2  Df5  Df2  «  vtdin; 
...  vtd  Df3  Df2  »  vtd; 
} 
XliUN  rw>s  ol.mulation  in directory  [OSU, MS] 
X••••••••••••••••••••-••••••••••••••••••-•••••••••••••••••••··-·····••••••• 
X 
X 
"  "  "  "  X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
Author 
Date 
.ldd.  Piles 
PILB  DBSCRIPTIOII 
Marcel  Mork 
02/21/2000 
modol.llldl 
executes  tho  SIMOLIIIK  oimulation 
IMPORT.liiT  ROTS 
none 
INPUT  P.l!WISTSRS 
nono 
Developing  Systom 
Tool 
Starting Date 
Upclato 
IBM-PC 
Matlab,  Version 6.2.0 
02/21/2000 
:  -
X••••••••-•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
l  init ol.mulation -----------------------------------------------------------
aimtile  •  'model';  X SIMULIBK  model 
X 1'Wll  oimulation 
eval(sillltilo); 
oill(oillltilo); 
X open -dol 
X run  1imulation 
X end of dono  ---------------------------------------------------------------
XPUBLISB  ploto waveforms  of tho project in tho dirocotry  [OSU ,MS] 
X•••••••••••••••••••••••••••••••••••••••••••••••••ac•••••••••••••••••••••••••• 
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Date  02/21/2000 
Add.  Piles  uone 
PILB  DESCRIPTION 
Plots the  aampled  waveforms  of the  last  period•  in the  simulation. 
IMPORT.liiT  ROTS 
none 
INPUT  P.l!WISTSRS 
vorkl:pace  parameter  created  by  init.m and  aimulink  aimulation 
Developing  Syotom 
Tool 
Starting Date 
Update 
IBM-PC 
Matlab,  Version  5.2.0 
02/20/2000 
X••••••••••••••••••••••••••-••••••••••••••••-•••••••••••-••••••••••••••••• 
X initialize ----------------------------------------------------------------
cloae all; 
ll&koBPSfileo 
root  I .... 
•  0; 
•  'trana'; 
X mato  calculations after simulation 
calc; 
X 
X prodoce  epo prints 
X root  nome  of ploto 
X dioplay optiono -----------------------------------------------------------
Tohoo  •  [0.1  0.1+(3/60)]; 
Fahov  •  [0 25] ; 
xticko  •  o. 7+[0  0.5/60  1/60 1.5/60 2/60 2.5/60 3/60 ] ; 
ShovGrida  •  •on•; 
X plot waveforms  ------------------------------------------------------------
fipro(20);  X ioout  t  icout  (total) 
yaxia  •  40; 
subplot (211); 
plot(tAll,iaout, 'k'); 
hold on; 
plot([tort_on tsrt_on],[-yaxio-5  yuis+5l.':k') 
plot([tat_on tat_on]  • r-:vaxio-5  yuio+5] •• :k') 
plot([tvl_on tvl_on]  ,[-yuio-6 yuio+5],':k') 
plot([tvl_off tvl_off], [-yaxio-5  yuio+5], • :k') 
plot([thc_on thc_on]  ,[-yuio-5 yuio+5],':k') 
plot([tha_on tha_on]  ,[-Juio-5 yuio+5],':k') 
plot([tha_off  tha_off]  ,[-yaxio-5 yaxio+5l.':k') 
plot([0.9 0.9 ]  , [-yaxio-5  yaxio+5l. • :k') 
hold ott; 
uiay([-yuio yuio]); 
axiox([O  1]); 
srid(ShovGrido) ; 
norticka; 
ltplacaxticko(xticko); 
Xtitle(•Sourco  Current•); 
Xxlabol( •t  [s] •); 
ylabol('i(t)_s_a  [1]•); 
oubplot (212) ; plot(tlll,ic:out, •t•); 
hold on; 
plot([torf_on torf_OII],[-yaxio-5  yaxio+5],':k') 
plot([taf_on  taf_OII]  , [-yaxio-5  yaxio+6] ,• :It') 
plot([tvl_on tvl_on]  , [-yaxia-5  yaxio+5], • :It') 
plot([tvl_off tvl_off], [-yaxio-5  yaxio+6],' :It') 
plot  ( [thc_on  the_  on ]  , [ -yu:io-5  yaxio+5] , ' :It') 
plot([tha_on  tho..  on ]  , [-yu:io-5 yaxio+6],' :It') 
plot([tha..off tha_off]  ,[-yu:io-5 yaxio+5],':k') 
plot  ([O. 9  0.  9  ]  , [ -yaxio-5  yaxio+5], ' :It') 
hold off; 
axioy  ( [ -yaxio  yaxio] ) ; 
axioz([O  1]); 
grid(ShovGrido); 
Xplacozticko(xticko); 
Xtitlo('C-Illation Current'); 
zlabel('t  [o]•); 
ylabel('i(t)_c_a  [A]•); 
publioh21S; 
figuro(21); 
oubplot (311); 
plot(t1ll,irout,  1Jr: 1); 
u:ioy([-25 25]); 
axioz([0.9-2/80  0.9+4/80]); 
grid(ShovGrido); 
noxticta; 
X bout t  icout  (total) 
placoxticko([0.9-2/80  0.9-1/80 0.9 0.9+1/80 0.9+2/80  0.9+3/80 0.9+4/80]); 
Xti  tlo  ( 'Source  Current •) ; 
Xxlabel('t  [o]'); 
ylabol('i(t)_r_a  [A] •); 
oubplot (312); 
plot(tlll,iaout,  1Jr: 1); 
axioy([-25  25]); 
axiox([0.9-2/80  0.9+4/80]); 
grid(ShovGrido); 
noxticka; 
placoxticki([0.9-2/60  0.9-1/80 0.9 0.9+1/80  0.9+2/80  0.9+3/80 0.9+4/80]); 
lltitlo(•Sonrco  CurrRt'); 
ltxlabol('t  [o]•); 
ylabel('i(t)_o_a  [A]•); 
oubplot(313); 
plot(t1ll,icout,  1k 1); 
axioy(  [ -25  25]); 
axiox([0.9-2/60  0.9+4/60]); 
grid(ShovGrido) ; 
Xnozticka; 
placoxticki([0.9-2/80  0.9-1/60 0.9 0.9+1/80  0.9+2/60  0.9+3/60  0.9+4/60]); 
Xtitle(  'Source  Current •); 
xlabel( •t  [o] •); 
ylabel('i(t)_c_a  [.1.]•); 
publioh31S; 
figure (22); 
oubplot(121); 
otem([O: 1023] ,abo(Ir_f)•2, 'k'); 
axioy( [0  10]); 
axioz([O  26]); 
grid(ShovGrido); 
Xtitlo('Load Current'); 
zlabel('Barmollic  Nllllber h  [-]'); 
ylabel('II(f)_r_al  [A]•); 
oubplot(122); 
otem([0:1023] ,abo(Io_f)o2, 'It'); 
axioy([O  10]); 
axioz([O  25]); 
grid(ShovGrido) ; 
Xtitlo(•Sonrco  CurrRt'); 
xlabel('Barmollic  IIUilber  h  [-]•); 
ylabel('II(f)_o_al  [A]•); 
publioh12M; 
X print rooulto -------------------------------------------------------------
fprilltf(1, •\n\n'); 
fprilltf(1, [•  h  t  Ir  [A]  t  Ir [XX]  t  h  [A]  t  Is  [XX]  t  • ... 
•Ic  [A]  t  Ic  [XX]  t  Iv  [A]  t  h  [XX]  t  If  [A]  t  If  [XXl 'll; 
fprintf(1, '\n 1  1); 
fprilltf(1, •t  X6.2f  t  X6.1f  • ,Ir  ... 1:nu  ,Ir_1l'IIUI/Ir  ... 1:nu•100); 
fprilltf  (1, 't X6.2f  t  X6.1f  •,Ia  ... bma  ,Ia  ... 1rma/Ia  ... 1rJU•100); 
fprilltf(1, •t  X6.2f  t  X6.1f  • ,Ic_111U  ,Ic_1rma/Ic_1ru•100); 
fprilltf  (1, •  t  xe.2f a xe.1t  1 ,Iv_1rma  ,Iv  ... 1rma/Iv  ... 1ru:•100); 
fprintf(1, •t  X6.2f  t  X6.1f  ',If  ... 111U  ,If_1rms/If_1rmo•100); 
fprilltf(1, •\n 5  •); 
fprilltf(1, •t  X6.2f  t  X6.1f  1 ,Ir  ... &rlu  , Ir  _5ru/Ir  _1..,..•100); 
fprilltf(1,'t  X6.2f  t  X6.1f  1 ,Ia  ... &zma  , h_5ru/h_1rmo•100); 
tprilltt(1, •t  X6.2f  t  X6.1t  1,Ic  ... Srma  ,Ic  ... 5rm.a/Ic  ... 1raa•100); 
fprintf(1, •t  X6.2f  t  X6.1f  ',Iv  ... 6rma  ,Iv_5r1118/Iv_1..,..0100); 
fprilltf(1, •t  X6.2f  t  ll6.1f  I ,If  ... 6%1U  ,If_5r1118/If_1rmo•100); 
fprilltf(1, '\n 7  •)  ; 
fprilltf  (1, •  t  X6.2f  t  X6.1f  1 ,Ir  ... 7:nu  ,Ir_7rmo/Ir_1rma•100); 
fprintf  (1, •  t  X6.2f  t  X6.1f  1 ,Ia  ... 7rma  , h_7rmo/h_1.,..•100); 
fprintf  (1, • t  X6.2f  t  X6.1f  1 ,Ic_7raa  ,Ic_7rma/Ic_1:rma•100); 
fprilltf(l, •t  X6.2f  t  X6.1f  1 ,Iv  ... 7rma  ,Iv  ... 7raa/Iv_1ru•100); 
fprintf(1, •t X6.2f  t  X6.1f  • ,If  ... 7ru  , If_7rms/If_1.,..•100); 
fprintf  (1, '\1111  •) 
fprintf  (1, 't X6.2f  t  X6.1f  1 ,Ir  ... 111'1U  ,Ir_11rmo/Ir_1ruo100); 
fprintf(1, •t X6.2f  t  X6.1f  1 ,Ia  ... 11rma  ,h_11.,../h_1ru•100); 
fprintf  (1, •  t  X6.2f  t  X6.1f  1 ,Ic  ... 11raa  ,Ic_111111S/Ic_1rmo•100); 
fprintf(1, •t X6.2f  t  X6.1f  1 ,Iv  ... 11rma  , Iv  _11rma/Iv  _1rmo•100) ; 
fprintf(1, •t X6.2f  t  X6.1f  I ,If  ... 11l'IU  ,If_11rmo/If_1,...•100); 
fprintf(1, •\n13  '); 
fprintf(1,'t  X6.2f  t  X6.1f  • ,Ir  ... 13rma  ,Ir_13rmo/Ir_1:rma•100); 
fprintf(1, •t  X6.2f  t  X6.1f  • ,Ia  ... 13rma  , Io_13rlll8/h_1rmoo100); 
fprilltt(1,•t  X6.2f  t  X6.1f  • ,Ic  ... 13rma  , Ic_13riii8/Ic_1rmo•100); 
fprilltf(1, •t  X6.2f  t  ll6.1f  1 ,Iv  ... 13rma  , Iv_13rmo/Iv  _1rmo•100); 
fprilltf(1, •t X6.2f  t  X6.1f  • ,If  ... 13rma  ,If_13rma/If_1r~~~~•100); fprintf(1, •\nTBD 
fprintf(1, •t 
fprintf(1, •t 
fprintf  (1, •  t 
fprintf(1, •t 
fprintf(1, •t 
'); 
fprintf (1, '\n  \n  •) ; 
t  lt6.1f  ',100•TBD_Ir); 
t  X& .1f  ',  100•TBD_Io); 
t  X6 .1f  • ,100*TBD_Ic); 
t  X6.1f  ',100•TBD_Iv); 
t  X6.1f  ',100•TBD_If); 
fprintf(1,•\n\n Statistic of Load  \n'); 
fprintf(1, •PL  •  X6.2f  W\n' ,PL); 
fprintf(1, 'Vrd  •  X6.2f  Y\n' ,Vrd); 
fprintf(1, 'vrdrip  •  X6.2f  XX\n' ,vrdrip•100); 
fprintf(1, '\n\n'); 
X plot re•ult•  --------------------------------------------------------------
printopofigo(rootllame); 
X and of publioh.m ----------------------------------------------------------E  LIST OF MATERIALS FOR HARDWARE 
EVALUATION 
Component  Part Number 
DSP  TMS320F240 
Evaluation board  TMS320C24X Evaluation Board 
PAL  PALCE22V10 
VT  LEM, LV24-P 
CT  CR Magnetics Inc., CR8750-230 
Opto coupler  6N136 
Gate drive  IR2121 
IGBT  IRG4PSH71KD 
Snubber capacitor  IC, lJJ.F 
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